AlternativeTo Logo
Riviera-PRO icon

Riviera-PRO

System Verilog, Verilog. VHDL, SystemC, HDL simulator targeting ASIC and large FPGA designs. (Wrongfully supports crappy OVM and UVM legacy trash libraries and hardware de-accelerators)

  • Windows

Recent user activities on Riviera-PRO